Abstract -This paper presents a sub-mW mixer-first RF front-end that exploits a novel capacitive stacking technique in an altered bottom-plate N-path filter/mixer to achieve passive voltage gain and high-linearity at low noise figure. Capacitive stacking is realized implicitly by reading out the voltage from the bottom-plate of N-path capacitors instead of their top-plate, which provides a 2x gain at the read-out capacitors. Additional passive voltage gain is achieved using impedance upconversion while improving the out-of-band linearity performance of small switches. With no other active circuitry, only clock generation circuits determine the total power consumption of this RF frontend. A prototype is fabricated in GF22 nm FDSOI technology. Operating at f LO = 1 GHz, the prototype achieves a voltage gain of 13 dB, 5 dB Noise Figure and +25/+66 dBm Out-of-band IIP3/IIP2 at 160 MHz offset while consuming only 600 μW of power from a 0.8 V supply.
I. INTRODUCTION
Massive deployment of wireless sensor nodes and scarce available radio spectrum make the receivers in the sensor networks susceptible to interference problems. On top of the strict limits on cost and power consumption, the interference robustness is becoming a major concern for these radios. RF front-ends adopt techniques such as N-path filters/mixers, in which large switches and capacitors are used, to achieve high out-of-band linearity (> 30 dBm) at the cost of power in the clock drivers [1] - [4] . Such front-ends exhibit low conversion loss and high input impedance at tunable switching frequency. Often, the N-path filters/mixers are cascaded with active blocks to provide impedance matching at RF input and IF gain at the desired operating frequency [1] , [3] . These active blocks consume a lot of power to achieve low noise figure and high linearity [3] , [4] .
In this paper, we present a low power and highly linear all-passive RF front-end employing an altered bottom-plate Npath mixer and a passive matching network. The architecture, implementation and performance of the novel RF front-end is discussed in detail in the rest of the paper.
II. ARCHITECTURE
Bottom-plate N-path filters achieve higher linearity compared to conventional top-plate N-path filters [4] . As shown in Fig.1a and Fig.1b , modulation of switch resistance due to input-dependent V GS is reduced in the bottom-plate configuration by grounding the V S node of the switch. Hence, it results in higher linearity. However, when the switch is [4] open, the capacitor becomes floating and stores the downconverted baseband voltage across its terminals (without being referenced to ground). As such, it complicates the possibility of extracting the baseband signal from the capacitor. Hence in [4] , the bottom-plate configuration is simply used as bandpass filter and the RF voltage from the top-plate of the N-path capacitors is down-converted using a cross-coupled switch-RC network (Fig.1c) . It achieves an out-of-band IIP3 of 44 dBm, which is 15-20 dB higher than the top-plate configuration. Unlike [4] , we propose to sense the voltage from the bottom-plate of the N-path capacitors in this work (Fig.2a) . The resultant behavior can be explained as follows.
Consider a 4-path single-ended bottom-plate N-path filter in Fig.2a . Suppose that RF sinusoidal input f in , is downconverted to baseband by clocks, φ 0−270 , switching at frequency f LO . Let the resulting down-converted baseband voltage across the mixing capacitors C R1 -C R4 be V R0 , V R90 , V R180 and V R270 respectively. For f in ≈ f LO , the baseband voltages V R0 and V R180 are in anti-phase since the clock phases (φ 0 , φ 180 ) driving their corresponding switches (M1,M3) are 180 degrees phase-shifted. Similarly V R90 and V R270 are in anti-phase. In simpler terms, the in-band instantaneous voltages can be expressed as,
When switch M1 is conducting, the bottom-plate of the capacitor C R1 is connected to ground and other capacitors remain floating. When observed from node A in Fig. 2b , the capacitors C R3 and C R1 are connected in series to ground. In other words, capacitor C R1 and C R3 appears to be stacked upon each other. Therefore the resultant voltage at node A,
Note that from node A the bottom-plate of the Capacitor C R3 , V R180 is seen inverted and hence the negative sign. Thus, a voltage gain of 2 is achieved for baseband signals by simply tapping them from the node A. Likewise, when switch M2 is closed, V B = 2 × V R90 can be achieved by tapping the signal from node B, at the bottom-plate of the Capacitor C R4 , as shown in Fig. 2c . Similar voltage gain can be achieved by reading out the signal from the bottom-plate of capacitors C R2 and C R4 when switches M2 and M4 are closed respectively. In a fully-differential implementation of the bottom-plate N-path filters, the balanced RF inputs RF+ and RF-are in antiphase. Therefore, when a switch is closed, a zero voltage point occurs in the middle of the inversion region in the channel of the switching transistor. The zero-voltage point behaves similar to ground in the single-ended implementation and can be used for differential capacitor stacking. The implicit capacitor stacking in differential bottom-plate N-path filters can be realized as shown in Fig. 3 . Here, the additional readout capacitors C B1 and C B2 are used to read-out the 2×BB signal from the bottom-plate of capacitors C R3 and C R7 when M1 is closed (Fig.3a) . Additionally, they can be re-used to read-out the signal from the bottom-plate of capacitors C R5 and C R1 when M3 is closed (Fig.3b) . Such capacitor reuse is possible due to differential RF inputs and 180 degrees phase shifted clocks driving the switches. Since the read-out capacitors share the charges with two N-path capacitors at different time instants, an additional order of infinite impulse response filtering is achieved in this scenario.
Further, to achieve the desired input matching and more voltage gain, we propose to use passive matching network instead of power-hungry active blocks [2] , [5] , [6] . The loss due to the parasitic substrate capacitance of N-path capacitors and charge sharing behavior of read-out capacitors together determine the impedance to be matched and the achievable voltage gain and bandwidth.
III. CIRCUIT IMPLEMENTATION
The circuit schematic of the proposed RF front-end is shown in Fig. 4 . The core of the RF front-end is composed of fully differential bottom-plate N-path filters implemented together with the proposed read-out technique. RF mixing and IF read-out capacitors are chosen to be 6.4 pF and 4 pF respectively to achieve an IF bandwidth of 15 MHz and desired impedance matching at 1 GHz.
Passive mixer switches are sized to provide a differential resistance of 30 Ω. This is a trade-off between power consumption of the clock drivers and maximum achievable linearity. As shown in Fig. 4 , additional switches are used to set the common-mode bias voltage, V C of the mixer and sampling switches via an external supply.
All the switches are driven by 4-phase non-overlapping 25% duty-cycle clocks provided by divide-by-2 circuit. GF22 nm FDSOI CMOS process uses SiGe channel in PMOS transistors to achieve a driving capability similar to that of NMOS transistors. Hence the input capacitance of the digital circuits are significantly reduced. When compared to other CMOS processes with Si channel in MOSFETs, where PMOS transistors are often 2-3x larger than NMOS for similar driving capability, almost 2x higher speed and lower power consumption is achieved in the digital implementation.
IV. MEASUREMENT RESULTS
An experimental prototype is fabricated in 22 nm FDSOI CMOS process and a QFN40 package is used. The chip photo is shown in Fig. 5a and the active area is 0.65 × 0.35 mm 2 . To be able to experiment with multiple impedance up-conversion ratios, off-chip transformers are used as matching network and as balun simultaneously. For all the reported measurements below, a Minicircuits TC4-14X+ transformer with an impedance up-conversion ratio of 1 : 4 is used. The prototype operates in the frequency range of 0.6 -1.3 GHz (Fig. 5b) . At a switching frequency of 1 GHz, the dividers and clock drivers in the frontend consume 600 μW of power from a 0.8 V supply. Figure 5b and Figure 5c show that the front-end achieves a small-signal conversion gain of 13 -14 dB, an IF bandwidth of 16 MHz, and a minimum double-sided NF of 5 -6 dB. The parasitic substrate capacitance of the RF capacitors provides low-pass filtering at the RF terminals. Such passive filtering limits the bandwidth and attenuates the input signal. Together with limited transformer bandwidth, it degrades the NF of the front-end by ∼3 dB at higher RF frequency [4] . It also shifts the S11 minima to left in accordance with the LPF phase response [1] .
The measured IIP3 and IIP2 performance versus frequency offset of the interferers from the f LO is shown in Fig. 6a . The offset frequency of the two-tone interferers are swept while keeping the resulting IM3 or IM2 product at a baseband frequency of 5 MHz. With no active circuit elements, the proposed RF front-end achieves an in-band IIP3 of +10 dBm. As the frequency offset increases, IIP3/IIP2 increases due to N-path filtering. The front-end achieves a maximum out-ofband IIP3 of +25 dBm and IIP2 of +66 dBm at an offset of 160 MHz (10x BW).
Large signal performance of the RF front-end is evaluated by measuring the in-band 1 dB compression point (CP1dB) and out-of-band blocker 1 dB compression point (B1dB). Figure 6a shows the B1dB compression point versus blocker frequency offset normalized to bandwidth. For a blocker located at 80 MHz offset (5x BW), the proposed work achieves -1 dBm B1dB compression point. As shown in Fig. 6b , the front-end achieves a large in-band compression point (CP1dB) of -7.5 dBm thanks to no active circuitry.
As shown in Fig. 6c , LO leakage at the RF port was measured for 4 different samples. We see that the proposed RF front-end achieves < −70 dBm LO leakage across the operating LO frequency range. At f LO = 1 GHz, it exhibits < −80 dBm LO leakage.
The performance summary of the proposed RF frontend and the comparison with other state-of-the-art mixer-first front-ends is shown in Table 1 . From the table, it is evident that this work achieves comparable out-of-band linearity performance while consuming 10x -20x lower power than several high-performance mixer-first front-ends.
Strikingly, when compared to other sub-mW RF front-ends in Table 2 , the proposed work shows ∼ 20 dB improvement in the out-of-band IIP3 performance while exhibiting low noise figure. Additional baseband amplification is necessary to adopt this architecture in low-power RX. And, it would degrade the linearity performance of the proposed front-end. However, it should be noted that at out-of-band frequencies, this RF frontend provides more than 20 dB attenuation. Such attenuation minimizes the linearity degradation of the RX and facilitates competitive performance. Finally, additional attenuation can be achieved by using high-Q LC matching network instead of transformers.
V. CONCLUSION
This paper reports a proof of concept of implicit capacitive stacking in a bottom-plate N-path filter. Such capacitive stacking is achieved by reading-out the down-converted signal from the bottom-plate of N-path capacitors. It results in an inherent passive voltage conversion gain of 6 dB and facilitates low noise figure at the cost of additional capacitor area. Further, a passive matching network is employed to realise impedance matching, to achieve more voltage gain and high linearity with small mixer switches. 
